#### Introduction to Computer and Programming Lecture 12

Yue Zhang Westlake University

August 1, 2023

**WestlakeNLP** 

1/35

# Chapter 12. Building a Computer



э

► < Ξ ►</p>

Yue Zhang

Westlake University

August 1, 2023

2/35

- We have now both the **theory** (computability issues) and the **materials** (transisters/chips) ready!
- Let us build a computer!
- A computer is a programmable finite state machine.
- We need to specify the program (i.e., instruction set) and the architecture (i.e., hardware FSM)



### The Design

#### The Von Neumann Architecture





John von Neumann (December 28, 1903 – February 8, 1957)

- CPU Central processing unit; the computer FSM.
- MEM The memory; where **data** and **code** are stored.
- Dev Devices; which digitize input signals and translates output signals.
- BUS Bus for communication between components.

글 > : 4 글

#### The Von Neumann Architecture



- Load data and code to the memory.
- ➤ Machine starts.
- The CPU reads code from the beginning of the memory and executes code until a HALT command is executed.



#### The Von Neumann Architecture



- ➤ Load data and code to the memory.
- ➤ Machine starts.
- The CPU reads code from the beginning of the memory and executes code until a HALT command is executed.

Design a specific machine according to this architecture.

### The Design

#### The Von Neumann Architecture



## - Code execution should allow branching and looping.

7/35



#### The Von Neumann Architecture



- The (input) device can interrupt the CPU code execution process, and put data to the memory. (e.g., key press)
- The CPU can call the (output) device to send data to it. (e.g., play sound)



Correspondingly, the following basic CPU functions are needed.

- 1. Loading data and tracking execution.
- 2. Arithmetic and logical functions.
- 3. Reading and writing memory.
- 4. Talking to devices.

**WestlakeNLP** 

How do we implement the above using circuit?

32 bits = 4 bytes communication, command, index

- Define the instruction set while designing the circuits.

1. Loading data and tracking execution.

- 2. Arithmetic and logical functions.
- 3. Reading and writing memory.

4. Talking to devices.

commands *(implementations)* 



#### 1. Loading and Executing Instructions



Why not 0, 1, 2 ? byte addressing 1 word = 4 bytes

August 1, 2023

► < ∃ ►</p>

э



Program Counter (PC)

stores the address of current instructions.

- Control Unit (CU) interpret the current instructions.
- > Registers

a small number of words for storing operands to compute.

- > Arithmetic Logical Unit (ALU)
  - $+ \times \div$  and or not  $\cdots$

### 1. Loading and Executing Instructions



- Machine starts.
- PC starts from 0.

#### **Repeat:**

- Load a word (instruction) from PC address.
- CU interprets the instruction and sends signals to CPU components.
- PC increases by 4 or jumps according to CU instruction.

#### Until (HALT is the instruction):

• Machine stops.

### 1. Loading and Executing Instructions



× /	_		
Yue	~	han	ø
			-

August 1, 2023

▶ < ∃ ▶</p>

14/35

э



- There are 32 registers, each being a computer word, to store data for computation hardware wiring.
- CPU operations are executed with registers, which contains operands and results for ALU, address for PC, etc.
- Why start with 0 (not 1)? Binary encoding.



The operations

 $+ - \times \div \%$ AND OR NOT  $\gg \ll \cdots$ 

5 % 2 = 1, 7 % 4 = 3

 $00110010 \gg 2 = 00001100$ 

 $00110010 \ll 3 = 10010000$ 

- E



The operations +  $- \times \div \%$ AND OR NOT  $\gg \ll \cdots$ 

- Are these enough for a computer ?
- Yes ! We learned  $M \rightarrow N$  circuit and computation theory.

1	71	
YHE	/har	۱ø
		ъ



- The implementation
  - How to pack ALU instructions into a computer word?
  - **•** How to wire the circuit?



• How to pack ALU instructions into a computer word?

32 bits

e.g., + R26 R3 R4	6 R3 R4	R26	+	e.g.,
-------------------	---------	-----	---	-------

meaning adding the content of registers R3 and R4, and stores the result into register R26.

Yue	Z	ha	ng



• How to pack ALU instructions into a computer word?

32 bits

COMMAND RESULT	OPERAND1	OPERAND2
----------------	----------	----------

- Allocate 6 bits to encode COMMAND.
  - 000001 for +
  - 000010 for –
  - $2^6 = 64$  commands can be accommodated.



 How to pack ALU instructions into a computer word?

32 bits

- Allocate 5 bits to encode the registers for result and operand.
  - 00000 R0for ٠ 00001 for R1 ٠
  - R2 00010 for •
  - 00011 for R3 ٠
  - . . . 11111 R31 for •
- ✓  $2^5 = 32$  exactly ✓ binary index starts from 0

August 1, 2023



• How to pack ALU instructions into a computer word?

32 bits

OPERAND1 OPERAND2



 $\therefore R3 + R4 \Rightarrow R26 \text{ is encoded in } [00000110100001100100000000000]}$ This is what each instruction looks like!

Yue	Zhang
-----	-------



• How to wire the circuits ?

Organize the registers into a component.





• How to wire the circuits ?

Connect the registers with the ALU.
 WA — write address
 WD — write data
 RA1 — read address 1
 RA2 — read address 2
 RD1 — read data 1
 RD2 — read data 2
 IN1 — input 1
 IN2 — input 2
 OUT — output
 CO — operation



• How to wire the circuits ?

> Connect the registers with the ALU.

WD — write data
RA2 — read address 2
RD2 — read data 2
IN2 — input 2
CO — operation

- Feed the CU with the input instruction, and let it output signals for CO, RA1, RA2, WA and WE.
- $-R3 + R4 \Rightarrow R26$  after CLK!

Yue Zhang



• How to wire the circuits ?

- The other instructions can be handled similarly.
  - CU —— combinational logic
  - ALU ----- combinational logic

 Knowledge in Chapter 5 allows us to build them.

Yue Zhang



• Enriching arithmetic functions by adding constants to instructions.

6 bits	5 bits	5 bits	16 bits
COMMAND	RESULT	OPERAND1	CONSTANT
e.g., add R	1 and 127, s	toring the re	sults to R2.
ADDC	R2	R1	127
$\nabla$			
010001	00010	00001	0000000011111111

August 1, 2023

▶ < ∃ >

э



Yue Zha<u>ng</u>



The instructions
 Loading
 MEM[ADDR] ⇒ REG

 Storing
 REG ⇒ MEM[ADDR]

ADDR is stored in a register.

Tue Znang	Yue	Zhang	ŗ
-----------	-----	-------	---

August 1, 2023

▶ ∢ ⊒

### 3. Reading and Writing Memory



ADDR is stored in a register.

Let $LOAD =$	: 31 <i>, STORE</i>	= 32  for C	OMMAND
6 bits	5 bits	5 bits	16 bits
COMMAND	REG	ADDR	0

e.g., loading memory address stored in register R2 into register R1.

LOAD R1	R2	0
---------	----	---

100001 00001	00010	00000000000000000
--------------	-------	-------------------

× /	_		
YUE	_ /	han	
1 u C		n an	

Image: A matrix

#### 3. Reading and Writing Memory





 $R3 - R3 \Rightarrow R3$  $R3 + 256 \Rightarrow R3$  $MEM[R3] \Rightarrow R1$ 

> Need to extend the CPU hardwire to accommodate these.

Yue Zhang

August 1, 2023

▶ ∢ ⊒

э

### Changing PC



Westlake University

э



#### The principle

- Devices can send signals to the CPU to interrupt its current execution, in order to send signals (e.g., key press, mouse click).
- > CPU can call devices to send signals (e.g., play sound).
- > CPU talks to devices through agreed memory.
- > More to discuss in OS lecture.

### The Implementation

Vacuum Tube







Integrated Circuit



#### Paper Tape



#### Floppy Disk



Keyboard and Mouse







Cloud Storage



3

- Computer Word byte → 16 bits machines → 32 bits machines → 64 bits machines
   CPU Speed (In the 1950s) from 1 kHz to a few hundred kHz IBM 701 → around 17 kHz
  - Memory (In the 1950s) IBM 701  $\rightarrow$  2048 words of 36 bits each
- In the marketing of hard disk drives, 1K = 1000(kilo)  $1M = 1000K \approx 1million(mega)$  1G = 1000M 1T = 1000G 1P = 1000Tb = bit, B = byte